

The Correlated Level Shifting as a Gain Enhancement Technique for Comparator Based Integrators

Vazgen Melikyan, Hayk Dingchyan, Artak Hayrapetyan, Arthur Sahakyan,
Vardan Grigoryants, Vahe Babayan and Ashot Martirosyan

Abstract - This paper shows that correlated level shifting (CLS) technique can be successfully used in the comparator based integrators with the same benefits as in the conventional integrators. With help of CLS technique the signal dependent variation reduces by making current source work in the more voltage headroom region thus an output impedance of the current source is increasing. The latter leads to high gain of the system and more linear voltage ramp by the current source. This technique is especially used in the deep sub-micron technologies with the supply voltage below 1V, where headroom of a current source is low. Proposed comparator-based integrator is using comparator with about 27dB of gain which translates into 54dB of effective gain. Integrator was used to design the MASH sigma delta modulator which achieved SQNR of 86.0 dB at an OSR of 64.

Keywords - comparator-based integrators, sigma-delta modulator, correlated level shifting

I. INTRODUCTION

Switched-capacitor circuit techniques are widely used in many applications including filtering and analog-to-digital conversion. Performance of the last relies on achieving good capacitor matching and high opamp DC gain, both limiting the achievable accuracy of such circuits. Due to low gain of op-amps inverting inputs of its do not getting close each other (e.g. condition of the virtual zero is not satisfied) causing errors in the charge transfer phase. This error can be crucial depending on its applications. For example in the filters using low gain op-amps causes errors in both amplitude and phase response. In application like ADCs and DACs finite op-amp gain limits resolution and requirements in such converters is an order of magnitude higher than in the filters.

Vazgen Melikyan, Hayk Dingchyan, Artak Hayrapetyan, Arthur Sahakyan, Vardan Grigoryants, Synopsys Armenia CJSC
E-mail: vazgenm@synopsys.com, haykd@synopsys.com,
artakh@synopsys.com, arthurs@synopsys.com,
vardang@synopsys.com respectively.

Vahe Babayan - State Engineering University of Armenia,
E-mail: vahebab@gmail.com
Ashot Martirosyan - Russian - Armenian (Slavonic) University
E-mail: ashot23@gmail.com

Producing well-matched capacitor is easy in the advanced CMOS technologies. However, because of the decreasing supply voltage, designing high-gain and high-bandwidth operational amplifiers with good output swing is becoming more difficult, as cascoding of devices limits output signal swing. Many techniques have been proposed to overcome the low gain opamp issue. One of those techniques is to use comparator-based switched capacitor circuits. The comparator-based switched capacitor circuits (CBSC) suffer from signal dependent variation of the current source and overshoot due to the comparator delays as shown in [1].

II. CONVENTIONAL INTEGRATORS WITH USE OF CLS TECHNIQUE

Let's see how the correlated level shifting technique is working on the conventional integrators. In the CLS technique, the sampling phase (Fig. 1(a)), φ_1 , is the same as for the switched-capacitor integrator of the conventional one (without CLS). The difference between the CLS and non-CLS circuit occurs in the charge-transfer phase, φ_2 , which is subdivided into coarse and fine charge-transfers for the CLS case. During the coarse charge-transfer (Fig. 1(b)), the opamp (a.k.a Operational Amplifier) settles as for the non-CLS switched-capacitor integrator. However, at the end of this settling, the output voltage, V_{out} , is sampled onto capacitor C_{CLS} as a coarse estimate of the final value of V_{out} . During the fine charge-transfer (Fig. 1(c)), the voltage sampled onto C_{CLS} is used as an offset between the output of the opamp and node V_{out} . Due to this correlated level shifting, the voltage at the output of the opamp depends only on the difference between the coarse estimation of V_{out} and the final value of V_{out} . The transfer function of the integrator in the Z domain given an op-amp DC gain of A, can be written as [7]

$$\frac{V_{out}}{V_{in}} = \left(\frac{C_{in}}{C_{fb}} \right) \left[\frac{(1 - \delta)z^{-1}}{1 - (1 - \alpha)z^{-1}} \right] \quad (1)$$

where

$$\delta = \frac{1}{1 + A\beta(1 + A)} ;$$

$$\alpha = \frac{1 - \beta}{1 + A\beta(1 + A)} \text{ and } \beta = \frac{C_{fb}}{C_{in} + C_{fb}}$$

This decreased dependence on V_{out} reduces the effects of limited opamp gain, and potentially increases the swing of V_{out} beyond the range possible if V_{out} was directly driven by the opamp. The swing at the output of the op-amp will depend on the ratio of the level shifting capacitance to the total capacitance at the output. The larger the level shifting capacitor, the lower the swing but the higher the op-amp power consumption. Thus, there is a trade-off between the op-amp swing requirement and power consumption when choosing C_{CLS} .

III. CORRELATED LEVEL-SHIFTING IN CBSC CIRCUITS

We are proposing to use correlated level-shifting technique in comparator based switched capacitor circuits as well, expecting to have the same improvements in the output resistance of the current source and the effective gain of integrator.

In this technique, I_{fine} is not directly connected to node V_{out} but instead is capacitively coupled via capacitor C_{CLS} . During the coarse charge-transfer phase, an extra switch is closed, setting the voltage across C_{CLS} equal to the coarse estimation of V_{out} . This switch is then opened for the fine charge-transfer phase to be completed.

During the fine charge-transfer, when I_{fine} is used to set V_{out} , the voltage seen by I_{fine} is level-shifted through C_{CLS} by a voltage equal to the coarse estimation of V_{out} . Thus, the voltage across current source I_{fine} at the start of the fine charge-transfer is $V_{DD} - V_{SS}$. The change in voltage across I_{fine} during the fine charge-transfer phase is only a function of the coarse overshoot, removing the dependence of current I_{fine} on the full value of V_{out} . Because the coarse overshoot is relatively constant, I_{fine} becomes much more constant. With this correlated level-shifting, the current I_{fine} at the end of the fine charge-transfer becomes.

$$I_{fine} = I_{fine0} - \left(\frac{C_{FB}C_{CLS} + C_{IN}C_{CLS} + C_{FB}C_{IN}}{C_{FB}C_{CLS} + C_{IN}C_{CLS}} \right) \times \left(\frac{V_{overshoot,coarse}}{r_o} \right)$$

$$= I_{fine0} - \left(\frac{C_{FB}C_{CLS} + C_{IN}C_{CLS} + C_{FB}C_{IN}}{C_{FB}C_{CLS} + C_{IN}C_{CLS}} \right) \times$$

$$\times \left(\frac{\frac{dV_{out}}{dt_{coarse}} t_{delay,coarse}}{r_o} \right) \quad (2)$$

where $\frac{dV_{out}}{dt_{coarse}}$ is the ramp rate of V_{out} and $t_{delay,coarse}$ is the delay of the comparator during the coarse charge-transfer. If $t_{delay,coarse}$ is a constant, then the only dependence of I_{fine} on V_{out} now comes from $\frac{dV_{out}}{dt_{coarse}}$ which is given by

$$\frac{dV_{out}}{dt_{coarse}} = \frac{I_{coarse}}{C_{CLS} + \frac{C_{FB}C_{IN}}{C_{FB} + C_{IN}}} = \frac{I_{coarse} + \frac{V_{out}}{r_{o,coarse}}}{C_{CLS} + \frac{C_{FB}C_{IN}}{C_{FB} + C_{IN}}} =$$

$$= \frac{(I_{coarse} + \frac{V_{out}}{r_{o,coarse}})(C_{FB} + C_{IN})}{C_{FB}C_{CLS} + C_{IN}C_{CLS} + C_{FB}C_{IN}} \quad (3)$$

where $r_{o,coarse}$ is the output impedance of current source I_{coarse} . Substituting Eq. (2) into Eq. (1) gives

$$I_{fine} = I_{fine0} - \left(\frac{C_{FB}C_{CLS} + C_{IN}C_{CLS} + C_{FB}C_{IN}}{C_{FB}C_{CLS} + C_{IN}C_{CLS}} \right) \times \left[\frac{\left(I_{coarse} + \frac{V_{out}}{r_{o,coarse}} \right) (C_{FB} + C_{IN}t_{delay,coarse})}{(C_{FB}C_{CLS} + C_{IN}C_{CLS} + C_{FB}C_{IN})r_o} \right] \quad (4)$$

$$= I_{fine0} - I_{coarse0} \left(\frac{t_{delay,coarse}}{r_o C_{CLS}} \right) - \left(\frac{V_{out}}{r_o} \right) \left(\frac{t_{delay,coarse}}{r_{o,coarse} C_{CLS}} \right),$$

Assuming that $t_{delay,coarse}$ is a constant, the $I_{coarse0}$ term is a constant. The $\frac{V_{out}}{r_o}$ term represents the new output dependence of I_{fine} on V_{out} . We see from Eq. (3) that the output resistance of I_{fine} , has effectively been multiplied:

$$r_{o,CLS} = \left(\frac{r_{o,coarse} C_{CLS}}{t_{delay,coarse}} \right) \quad (5)$$

To further improve output impedance of the gated current source I_{fine} , one can use also cascoding technique but this would require more voltage headroom and thus more voltage on power supply rails. As year by year, due to the scaling of CMOS technologies, the power supply voltage is reduced, the latter case of using cascoding structure to have more output resistance of current source has not investigated.




Fig. 4. Simulated output spectra of modulators

REFERENCES

- [1] Brooks, L., Lee, H. "A 12b, 50 MS/s, Fully Differential Zero-Crossing Based Pipelined ADC", IEEE J. Solid-State Circuits, Dec. 2009, vol.44, no.12, pp. 3329-3343
- [2] Gregoire, B.R., Moon, U. "An Over-60 dB True Rail-to-Rail Performance Using Correlated Level Shifting and an Opamp With Only 30 dB Loop Gain", IEEE J. Solid-State Circuits, Dec. 2008, vol. 43, no.12, pp. 2620-2630
- [3] Nagaraj, K., Vlach, J., Viswanathan, T.R., and Singhal, K., "Switched-capacitor integrator with reduced sensitivity to amplifier gain", Electron. Lett, 1986, 22, (21), p 16.
- [4] R. Goldman, K. Bartleson, T. Wood et al, "Synopsys Open Educational Design Kit: Capabilities, Deployment and Future" Proceedings of the International Conference on Microelectronic Systems Education, San Francisco, USA, July 2009.- P. 45-48.p. 1103–1105
- [5] HSPICE Simulation and Analysis User Guide, 2010.
- [6] Nagaraj, K., Viswanathan, T.R., Singhal, K., and Vlach, J. "Switch-capacitor circuits with reduced sensitivity to amplifier gain", IEEE Trans. Circuits Syst., 1987, CAS-34, (5), pp. 571–574
- [7] Mingliang L., "Demystifying Switched Capacitor Circuits", Newnes, May 11, 2006
- [8] Musah, T., Gregoire, B.R., Naviasky, E., and Moon, U.: "Parallel correlated double sampling technique for pipelined analogue-to-digital converters", Electron. Lett., 2007, 43, (23), pp. 1260–1261
- [9] Y.Kook, Jipeng Li, Bumha Lee, Moon, U.: "Low-Power and High-Speed Pipelined ADC Using Time-Aligned CDS Technique" IEEE 2007 CICC, pp 321-324.
- [10] Naga Sasidhar, Youn-Jae Kook, Seiji Takeuchi, Koichi Hamashita, Kaoru Takasuka, Pavan Kumar Hanumolu, and Un-Ku Moon.: "A Low Power Pipelined ADC Using Capacitor and Opamp Sharing Technique With a Scheme to Cancel the Effect of Signal Dependent Kickback", IEEE J. SOLID-STATE CIRCUITS, VOL. 44, pp 2392-2401